

WORKING BEYOND MOORE'S LAW



WORKING BEYOND MOORE'S LAW

INTEGRATION



- Multi-Chip Architectures
- 2 / 2.5 / 3D Packaging
- Scalable Fabrics

SYSTEM DESIGN




- Accelerators
- New Memory Architectures
- Advanced Interconnects

SOFTWARE




- Open Source
- Frameworks
- Coherency


MULTICHIP ARCHITECTURE REVOLUTION



Monolithic die




Multi-die MCM



Chiplet


CHIPLSETS



- More Silicon per Processor
- Each IP in its Optimal Technology
- Permits Rapid Architectural Innovation
- Optimized to Improve Latency and Power
- Enabled by Innovative Fabrics

MEMORY INNOVATION

Die Stacking and 2.5D Integration



Driving More
DDR4 Memory
Channels / Socket

Enabling At-Speed
Memory Encryption for
Unrivaled Security

On-Chip Stacked Memory
(HBM2) Enables Highest
Bandwidth Memory
Subsystem (1 TB/S)

On-Die 3D Stacked
Memory in
Development

A COHERENT FUTURE



CPUs, Accelerators, Fabrics, I/O

Sharing a Coherent Pool of Memory

COMING SOON...

DISCLAIMER & ATTRIBUTION

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

The information contained herein is for informational purposes only, and is subject to change without notice. Timelines, roadmaps, and/or product release dates shown in these slides are plans only and subject to change. [“Naples”, “Rome”] are codenames for AMD architectures, and are not product names. GD-122.

ATTRIBUTION

© 2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, EYPC, Radeon, Radeon Instinct and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Microsoft is a registered trademark of Microsoft Corporation in the US and other jurisdictions. Other names are for informational purposes only and may be trademarks of their respective owners.